# onsemi

### Octal 3-State Noninverting Buffer/Line Driver/ Line Receiver MC74HC244A, MC74HCT244A


The MC74HC244A is identical in pinout to the LS244. The MC74HC244A device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The MC74HCT244A device inputs are compatible Standard CMOS or TTL outputs. The MC74HCT244A may be used as a level converter for interfacing TTL or NMOS outputs to High–Speed CMOS inputs.

These octal noninverting buffer/line drivers/line receivers are designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. The devices have noninverting outputs and two active-low output enables.

The HC244A/HCT244A is the non-inverting version of the HC240A/HCT240A.

#### Features

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V (HC), 4.5 to 5.5 V (HCT)
- Low Input Current: 1 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 136 FETs or 34 Equivalent Gates
- -Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free and are RoHS Compliant





SOIC-20

**DW SUFFIX** 

CASE 751D




TSSOP-20 DT SUFFIX CASE 948E

#### **PIN ASSIGNMENT**

ENABLE A	1•	20	D V <sub>CC</sub>
A1 [	2	19	ENABLE B
YB4 [	3	18	D YA1
A2 [	4	17	] B4
YB3 [	5	16	] YA2
A3 [	6	15	] ВЗ
YB2	7	14	] үаз
A4 [	8	13	] B2
YB1 [	9	12	D YA4
GND [	10	11	D B1
			-

#### MARKING DIAGRAMS



YY, Y	= Year
WW, W	= Work Week
G or ∎	= Pb-Free Package

(Note: Microdot may be in either location)

FUNCTION TABLE				
Inpu	Inputs			
Enable A, Enable B	А, В	YA, YB		
L	L	L		
L	н	н		
Н	X	Z		
Z = high impedance				

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

#### **MAXIMUM RATINGS**

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	DC Supply Voltage		–0.5 to +6.5	V
V <sub>IN</sub>	DC Input Voltage		-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>OUT</sub>	DC Output Voltage		-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IN</sub>	DC Input Current, per Pin		±20	mA
I <sub>OUT</sub>	DC Output Current, per Pin		±35	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins		±75	mA
Ι <sub>ΙΚ</sub>	Input Clamp Current (V <sub>IN</sub> < 0 or V <sub>IN</sub> > V <sub>CC</sub> )		±20	mA
I <sub>OK</sub>	Output Clamp Current (V <sub>OUT</sub> < 0 or V <sub>OUT</sub> > V <sub>CC</sub> )		±20	mA
T <sub>STG</sub>	Storage Temperature		-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds		260	°C
TJ	Junction Temperature Under Bias		±150	°C
$\theta_{JA}$	Thermal Resistance (Note 1)	SOIC-20W WQFN20 QFN20 TSSOP-20	96 99 111 150	°C/W
P <sub>D</sub>	Power Dissipation in Still Air at 25°C	SOIC-20W WQFN20 QFN20 TSSOP-20	1302 1256 1127 833	mW
MSL	Moisture Sensitivity	SOIC-20W All Other Packages	Level 3 Level 1	-
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	-
$V_{\text{ESD}}$	ESD Withstand Voltage (Note 2)	Human Body Model Charged Device Model	>2000 N/A	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

 Measured with minimum pad spacing on an FR4 board, using 76mm-by-114mm, 2-ounce copper trace no air flow per JESD51-7.
 HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Max	Unit
MC74HC				
V <sub>CC</sub>	DC Supply Voltage	2.0	6.0	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Note 3)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Free–Air Temperature	-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Time $\begin{array}{c} V_{CC}=2.0 \ V \\ V_{CC}=4.5 \ V \\ V_{CC}=6.0 \ V \end{array}$	0 0 0	1000 500 400	ns

#### MC74HCT

V <sub>CC</sub>	DC Supply Voltage	4.5	5.5	V
$V_{IN}, V_{OUT}$	DC Input Voltage, DC Output Voltage (Note 3)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Free–Air Temperature	-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise or Fall Time	0	500	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

#### DC ELECTRICAL CHARACTERISTICS (MC74HC244A)

				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	V <sub>CC</sub>	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
•			•				
VIH	Minimum High-Level Input Voltage	$V_{OUT} = 0.1 V \text{ or } V_{CC} - 0.1 V$	2.0	1.5	1.5	1.5	V
		I <sub>OUT</sub>   ≤ 20 μA	3.0 4.5	2.1 3.15	2.1 3.15	2.1 3.15	
			6.0	4.2	4.2	4.2	
VIL	Maximum Low-Level Input Voltage	$V_{OUT} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$	2.0	0.5	0.5	0.5	V
		$ I_{OUT}  \le 20 \mu A$	3.0	0.9	0.9	0.9	
			4.5	1.35	1.35	1.35	
			6.0	1.8	1.8	1.8	
V <sub>OH</sub>	Minimum High-Level Output	$V_{IN} = V_{IH} \text{ or } V_{IL}$					V
	Voltage	I <sub>OUT</sub>   ≤ 20 μA	2.0	1.9	1.9	1.9	
			4.5	4.4	4.4	4.4	
			6.0	5.9	5.9	5.9	
		I <sub>OUT</sub>   ≤ 2.4 mA	3.0	2.48	2.34	2.2	
		$ I_{OUT}  \le 6.0 \text{ mA}$	4.5	3.98	3.84	3.7	
		$ I_{OUT}  \leq 7.8 \text{ mA}$	6.0	5.48	5.34	5.2	
V <sub>OL</sub>	Minimum Low-Level Output	$V_{IN} = V_{IH} \text{ or } V_{IL}$					V
	Voltage	I <sub>OUT</sub>   ≤ 20 μA	2.0	0.1	0.1	0.1	
			4.5	0.1	0.1	0.1	
			6.0	0.1	0.1	0.1	
		$ I_{OUT}  \le 2.4 \text{ mA}$	3.0	0.26	0.33	0.4	
		$\left I_{OUT}\right  \leq 6.0 \text{ mA}$	4.5	0.26	0.33	0.4	
		$\left I_{OUT}\right  \leq 7.8 \text{ mA}$	6.0	0.26	0.33	0.4	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0	±0.1	±1.0	±1.0	μA
I <sub>OZ</sub>	Maximum Three-State Leakage Current	Output in High–Impedance State $V_{IN} = V_{IL}$ or $V_{IH}$	6.0	±0.5	±5.0	±10	μΑ
		V <sub>OUT</sub> = V <sub>CC</sub> or GND					
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$V_{IN} = V_{CC}$ or GND	6.0	4.0	40	160	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. AC ELECTRICAL CHARACTERISTICS (MC74HC244A)

			Guaranteed Limit			
Symbol	Parameter	V <sub>CC</sub> V	–55 to 25°C	≤ <b>85</b> °C	≤125°C	Unit
t <sub>PLH</sub> ,	Maximum Propagation Delay, A to YA or B to YB	2.0	96	115	135	ns
t <sub>PHL</sub>	(Figures 1 and 2)	3.0	50	60	70	
		4.5	18	23	27	
		6.0	15	20	23	
t <sub>PLZ</sub> ,	Maximum Propagation Delay, Output Enable to YA or B to YB	2.0	110	140	165	ns
t <sub>PHZ</sub>	(Figures 1 and 2)	3.0	60	70	80	
		4.5	22	28	33	
		6.0	19	24	28	
t <sub>PZL</sub> ,	Maximum Propagation Delay, Output Enable to YA or B to YB	2.0	110	140	165	ns
t <sub>PZH</sub>	(Figures 1 and 2)	3.0	60	70	80	
		4.5	22	28	33	
		6.0	19	24	28	
t <sub>TLH</sub> ,	Maximum Output Transition Time, Any Output	2.0	60	75	90	ns
t <sub>THL</sub>	(Figures 1 and 2)	3.0	23	27	32	
		4.5	12	15	18	
		6.0	10	13	15	
C <sub>IN</sub>	Maximum Input Capacitance	-	10	10	10	pF
C <sub>OUT</sub>	Maximum Three–State Output Capacitance (Output in High–Impedance State)	-	15	15	15	pF
			Ту	pical @ 25	°C	
C <sub>PD</sub>	Power Dissipation Capacitance (Per Enabled Output) (Note 4)	5.0		34		pF

4. Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} \times V_{CC}^2 \times f + I_{CC} \times V_{CC}$ .


#### DC ELECTRICAL CHARACTERISTICS (MC74HCT244A)

				Gu	aranteed Li	mit	
Symbol	Parameter	Test Conditions	v <sub>cc</sub> v	–55 to 25°C	≤ <b>85</b> °C	≤ 125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage	$\begin{array}{l} V_{OUT} = 0.1 \ V \ \text{or} \ V_{CC} - 0.1 \ V \\  I_{OUT}  \ \leq \ 20 \ \mu A \end{array} \end{array} \label{eq:VOUT}$	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage	$V_{OUT} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ $ I_{OUT}  \le 20 \ \mu\text{A}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
V <sub>OH</sub>	Minimum High-Level Output	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>					V
	Voltage	I <sub>OUT</sub>   ≤ 20 μA	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	
		$ I_{OUT}  \le 6.0 \text{ mA}$	4.5	3.98	3.84	3.7	
V <sub>OL</sub>	Minimum Low-Level Output	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>					V
	Voltage	I <sub>OUT</sub>   ≤ 20 μA	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	
		$ I_{OUT}  \le 6.0 \text{ mA}$	4.5	0.26	0.33	0.4	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5	±0.1	±1.0	±1.0	μA
I <sub>OZ</sub>	Maximum Three-State Leakage Current	Output in High-Impedance State $V_{IN} = V_{IL}$ or $V_{IH}$ $V_{OUT} = V_{CC}$ or GND	5.5	±0.5	±5.0	±10	μΑ
ICC	Maximum Quiescent Supply Current (per Package)	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5	4.0	40	160	μA
$\Delta I_{CC}$	Additional Quiescent Supply Cur- rent (Note 5)	$V_{IN}$ = 2.4 V, Any One Input; $V_{IN}$ = V <sub>CC</sub> or GND, Other Inputs;	5.5	≥ –55°C	25°C to	o 125°C	m ^
		$V_{IN} = V_{CC}$ of GND, Other inputs, $I_{OUT} = 0 \mu A$	5.5	2.9	2	.4	mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Total Supply Current =  $I_{CC} + \sum \Delta I_{CC}$ .


#### AC ELECTRICAL CHARACTERISTICS (MC74HCT244A)

			Guaranteed Limit			
Symbol	Parameter	V <sub>CC</sub> (V)	–55 to 25°C	≤85°C	≤125°C	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, A to YA or B to YB (Figures 1 and 2)	4.5 – 5.5	20	25	30	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, Output Enable to YA or B to YB (Figures 1 and 2)	4.5 – 5.5	26	33	39	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Propagation Delay, Output Enable to YA or B to YB (Figures 1 and 2)	4.5 – 5.5	22	28	33	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 1 and 2)	4.5 – 5.5	12	15	18	ns
C <sub>IN</sub>	Maximum Input Capacitance	-	10	10	10	pF
C <sub>OUT</sub>	Maximum Three-State Output Capacitance (Output in High-Impedance State)	-	15	15	15	pF
			-			
			i	/pical @ 25°	U	
C <sub>PD</sub>	Power Dissipation Capacitance (Per Enabled Output) (Note 4)	5.0		55		pF




Test	Switch Position	CL	RL
t <sub>PLH</sub> / t <sub>PHL</sub>	Open	50 pF	1 kΩ
t <sub>PLZ</sub> / t <sub>PZL</sub>	V <sub>CC</sub>		
t <sub>PHZ</sub> / t <sub>PZH</sub>	GND		

\*CL Includes probe and jig capacitance







Device	V <sub>IN</sub> , V	V <sub>m</sub> , V
MC74HC244A	V <sub>CC</sub>	50% x V <sub>CC</sub>
MC74HCT244A	3 V	1.3 V



#### **PIN DESCRIPTIONS**

#### INPUTS

#### A1, A2, A3, A4, B1, B2, B3, B4 (Pins 2, 4, 6, 8, 11, 13, 15, 17)

Data input pins. Data on these pins appear in noninverted form on the corresponding Y outputs, when the outputs are enabled.

#### CONTROLS

#### Enable A, Enable B (Pins 1, 19)

Output enables (active-low). When a low level is applied to these pins, the outputs are enabled and the devices


function as noninverting buffers. When a high level is applied, the outputs assume the high impedance state.

#### OUTPUTS

#### YA1, YA2, YA3, YA4, YB1, YB2, YB3, YB4 (Pins 18, 16, 14, 12, 9, 7, 5, 3)

Device outputs. Depending upon the state of the output–enable pins, these outputs are either noninverting outputs or high–impedance outputs.

#### LOGIC DETAIL




#### **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
MC74HC244ADWG	HC244A	SOIC-20 WIDE	38 Units / Rail
MC74HC244ADWR2G	HC244A	SOIC-20 WIDE	1000 / Tape & Reel
MC74HC244ADWR2G-Q*	HC244A	SOIC-20 WIDE	1000 / Tape & Reel
MC74HC244ADTG	HC 244A	TSSOP-20	75 Units / Rail
MC74HC244ADTR2G	HC 244A	TSSOP-20	2500 / Tape & Reel
MC74HC244ADTR2G-Q*	НС 244А	TSSOP-20	2500 / Tape & Reel
MC74HCT244ADWG	HCT244A	SOIC-20 WIDE	38 Units / Rail
MC74HCT244ADWR2G	HCT244A	SOIC-20 WIDE	1000 / Tape & Reel
MC74HCT244ADWR2G-Q*	HCT244A	SOIC-20 WIDE	1000 / Tape & Reel
MC74HCT244ADTR2G	HCT 244A	TSSOP-20	2500 / Tape & Reel
MC74HCT244ADTR2G-Q*	HCT 244A	TSSOP-20	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. \*-Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP

Capable

## semi



SOIC-20 WB

DATE 22 APR 2015

- NOTES:
   DIMENSIONS ARE IN MILLIMETERS.
   INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
   DIMENSIONS D AND E DO NOT INCLUDE MOLD
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10	0.25	
b	0.35	0.49	
C	0.23	0.32	
D	12.65	12.95	
E	7.40	7.60	
е	1.27 BSC		
H	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
θ	0 °	7 °	

GENERIC **MARKING DIAGRAM\*** 

20	A	<u> </u>	<b>a</b>
	С	XXXXXXXXXXXX XXXXXXXXXXXX AWLYYWWG	
1 1	H	88888888	J
A W Y	′L Y	<ul> <li>(XX = Specific Device ( = Assembly Locati</li> <li>Wafer Lot</li> <li>Year</li> <li>Work Week</li> </ul>	
Ŵ	W	/ = Work Week	

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.			





DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-20 WB		PAGE 1 OF 1

ON Semiconductor and use trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the right or others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>